NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_B1_08

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_B1_08

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LCD_DATA20 of instance: lcdif

1 (ALT1): Select mux mode: ALT1 mux port: QTIMER1_TIMER3 of instance: qtimer1

2 (ALT2): Select mux mode: ALT2 mux port: CSI_DATA11 of instance: csi

3 (ALT3): Select mux mode: ALT3 mux port: ENET_TX_DATA01 of instance: enet

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO24 of instance: flexio2

5 (ALT5): Select mux mode: ALT5 mux port: GPIO2_IO24 of instance: gpio2

6 (ALT6): Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: flexcan2

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_B1_08

Links

() ()